

Real-time FPGA-based Acoustic Imaging

B09901018 劉則暉

B09901105 謝博揚

B09901156 張哲銘

Abstract—A real-time FPGA-based Acoustic Imaging Camera is presented in this report. Since current available devices requires large and expensive equipment to implement such signal processing, we use a low-complexity algorithm for hardware development. The system consists of 16 MEMS microphones and performs calculation on Altera Cyclone IV DE2-115. The intensity image is then shown on VGA with a resolution of 80×60 pixels at 30 frames per second.

I. INTRODUCTION

Acoustic Imaging is to visualize the origin and intensity of audible sound waves (ranging from 20 to 20k Hz) from a certain plane. There are lots of applications of acoustic imaging camera, such as in industry, it can help people detect where the noise come from, then find what causes machine to malfunction; it can also be used for planning of placement, and optimization of noise barriers in civil engineering.

A. Motivation

Our final project is aiming at making low-cost acoustic imaging camera, since an acoustic imaging camera usually costs up to tens of thousands of dollars in online shopping due to requirement large computations or memory throughput. Besides, we also make it real-time visualization to provide better and immediate feedback. A real-time version is imperative for applications, where the sound-source only appears occasionally or at different locations during the measurement.

B. Outline

The outline of this report is as follows. Section II gives a brief introduction to Delay-and-sum Beamforming algorithm. Section III describes the system architecture. Section IV describes how the Top module controls the state and achieve such task. Section V is the file strucutre of our design. Section VI is the screenshot from Quartus II, and we put our final thoughts at the end of the report.

II. DELAY AND SUM BEAMFORMING ALGORITHM




Fig. 1. Delay-and-sum Beamforming Algorithm diagram. Reference: [1].

The key idea is to delay the signals from each microphone in the way that all sound waves originating from a point of interest can interfere constructively, and all the other sound waves interfere destructively, as shown in Fig.1 . First, we compute the delay from sound sources to microphones, where $\mathbf{m}_i$ denotes the position of microphone, $\mathbf{p}$ denotes the position of sound source, v is the sound of speed, and f_s is the sampling frequency.

$$\delta_i(\mathbf{p}) = \frac{f_s}{v} |\mathbf{p} - \mathbf{m}_i| \quad (1)$$

Then, the delayed version of sound waves for each microphone is summed together. N stands for the number of microphones, in our case, N is equal to 16.




Fig. 2. The block diagram of our design (Some details omitted). The sound data is provided by 16x microphones, and the output is VGA screen with output frequency at 30Hz.

$$s(\mathbf{p})[k] = \sum_{i=1}^N s_i[k - \delta_i(\mathbf{p})] \quad (2)$$

Finally, the intensity of the sound wave from a particular point in space can be computed by squaring the delayed sound waves. We also average L sampling points' intensity to smoothen the intensity values over time.

$$I(\mathbf{p})[k] = \frac{1}{L} \sum_{l=0}^{L-1} |s(\mathbf{p})[k - l]|^2 \quad (3)$$

III. SYSTEM ARCHITECTURE

In order to realize real-time processing of delay-and-sum beamforming on FPGAs, several components are described in the following sections. The block diagram of our system is shown in Fig. 2.

A. Delta Generator

As previously mentioned, large amount of pixel points and microphones results in numerous amount of delay calculations. The delays $\delta_i(\mathbf{p})$ are possible to be pre-calculated and store in memory, however, it is not possible to get all $\delta_i(\mathbf{p})$ when receiving a pixel point $\mathbf{p}$, since SRAM in DE2-115 only supports single address accessing. Thus, we decided to store the look-up table (LUT) in register. Due to the limited amount of logic elements on FPGA, we proposed several space optimization methods (e.g., an image of 80x60 pixels requires 76800 delay values for 16 microphones).

Before implementing on FPGA board, we used Python to simulate the delay values for all microphones and pixel point. The result is shown in Fig. 3 (a)(b). In our design, the microphones are labeled in a 2D array, [0][0] to [3][3] as in common order. Not surprisingly, all microphones exhibit similar pattern in general, though we only presented 2 delay patterns of contingent microphones. Note that microphone[0][0] exhibits its pattern in the right and lower part on the original map, which is created virtually as shown in Fig. 3 (c). The delay pattern for a microphone can be viewed as “capturing” part of the original map, and different microphones can be viewed as contributing different coordinate shift on a larger map. Let the center of the sound source be located at (0,0) on the original map. For each microphone, the corresponding coordinate can be viewed as shifting the origin to $-\mathbf{m}_i$. Thus for any pixel point $\mathbf{p}$, the i -th microphone has its delay value located at

$$\mathbf{p}_i = \mathbf{p} + \mathbf{m}_i \quad (4)$$

Therefore, we only need to store the original map instead of 16 similar maps. These are done by the module “Coordinate Generator” inside this module. Furthermore, since sound is transmitted to different orientation equally, the delta pattern presents a circular symmetry. We can further reduce the space usage by mapping all points to first quadrant by taking the absolute value of each component in the coordinate. Because the pattern is




Fig. 3. The Python simulation (matplotlib) of pixel width 1cm, pixel shape 80×60 and distance 50 cm. (a) The delta pattern of the microphone[0][0]. (b) The delta pattern of the microphone[0][1]. (c) The original map. The red box shows the pattern of microphone[0][0], which can be viewed as shifting the coordinate by a distance $-m_i$.

extremely sensitive to various of conditions (e.g., distance of pixel plane to microphone plane, pixel width, number of pixels...), we automate the generation of this Verilog code by Python.

In [1], 2 CORDICs are used in cascade to calculate the Euclidean distances of 3D vector $r = |p - m_i|$. Though it can effectively reduce memory usage, however, it does not utilize the pattern similarity and does many repetitive computation.

B. Ring Buffer

There is a sub-module called "Recorder" inside "Ring buffer" module. "Recorder" receives 24-bit microphone data through I2S interface with 50kHz sampling frequency and the data will be stored in the ring buffer in sequence. Depends on the delay calculated by "delta generator", the ring buffer output the corresponding 24bit data. The delay is range from 74 to 127 sample, the larger the delay the older the data is chosen.

For the reason that we need 16 microphones, there are 16 ring buffer in our architecture. For each ring buffer, the buffer size is $(\delta_{max} - \delta_{min} + L) \times 24$ bits. Notice that we don't have to store δ_{max} data because sound is a consecutive signal. Besides storing $(\delta_{max} - \delta_{min})$ data, we have to store L more data because we will average L frame results to obtain a smoothen sound pattern.

C. Storing data in SRAM

After we get the 24-bit sound data from each microphone's ring buffer, we will sum up all data given by all ring buffers. Then, we will square the summation to get the intensity. For a 24-bit signed data, the intensity is at most 56 bit. Even we divided L before we store in SRAM, the intensity is still 52 bit. However, the SRAM can only access 16 bit per cycle (for single address accessing), so if we store the whole information into SRAM, it requires 3 cycles to read the information and lead to high latency, which is something that we want to avoid. Therefore, truncate the unnecessary bit is necessary. We use logic analyzer to analyze the range of the sound and truncate the sound intensity to 16 bit. By truncating unnecessary intensity bit, we can calculate more pixel in same amount of time without losing the quality of the intensity information.

D. VGA

The last step is to render the sound intensity for each pixel through VGA. We need to transform 16-bit data to RGB, which is the input of VGA. A naive solution is linear transform the data to RGB. Nevertheless, linear transformation will cause the region of red, green, blue too big and these color will dominate the spectrum, as shown in Fig. 4 (a). To obtain rich colors, we first transform data to HSV then transform to RGB rather than directly transform to RGB. Note that the transformation requires numerous floating point calculations, so instead of using the transform directly, we estimate the transform that requires only integer operations. In HSV representation, each RGB is at least a nonzero baseline and we can also set V to 100% to get a bright color. The effect of the method proposed above can be clearly seen in Fig. 4 (b).





Fig. 4. (a) Linear RGB rendering method. Note that the linear interpolation does not effectively reflect the continuous spectrum of intensity. (b) HSV method. The intensity is first transformed to corresponding H, and with pre-defined S(70) and V(100), we transform the color back to RGB.

Since the SRAM only supports single port read/write, while VGA display requires a full 60Hz cycle to read data (for displaying 640×480 pixels), we show the pattern in 1 60Hz cycle and show a black screen in another cycle, so that calculation can be done in the cycle that does not display the pattern.

IV. OVERALL STATE CONTROL

"Top" module has four states: IDLE, RECORD, CALCULATE, VGA. The module changes from state IDLE to state RECORD when the start button is pressed. At the RECORD state, the microphone array receives a piece of sound data. After the receiving data fills up the ring buffer, the module changes to state CALCULATE. At this state, the module runs through all pixels L times and generates a frame of sound intensity pattern. The module then changes to state VGA and displays the image. Notice that the module needs 2 cycles to calculate the sound intensity for each pixel p . First, the module reads out the partially summed intensity depends on the pixel coordinate. Second, the module adds current intensity divided by L to the read data and writes back to the same address in SRAM. By alternatively reading and writing, the module can calculate the averaged sound intensity of all pixels without buffering intermediate data in register.



V. FILE STRUCTURE


The file structure of our final project is listed as follows:

```

|--team07_final_report.pdf
|--src/
|   |--delta_generator.sv
|   |--Recorder.sv
|   |--ring_buffer.sv
|   |--Add_Square.sv
|   |--VGA.sv
|   |--ConvertToH.sv
|   |--color_tran.sv
|   |--Top.sv
|   |--altpll.v
|   |--test_delta_new.py
|--DE2_115/
|   |--DE2_115.sv
|   |--Debounce.sv
|   |--SevenHexDecoder.sv
  
```

VI. SCREENSHOTS

A. Fitter Summary




The screenshot shows the Quartus II 64-Bit IDE with the Fitter Summary window open. The window displays the following information:

- Fitter Status:** Successful - Wed Dec 28 14:47:28 2022
- Quartus II 64-Bit Version:** 15.0.0 Build 145 04/22/2015 SJ Full Version
- Revision Name:** DE2_115
- Top-level Entity Name:** DE2_115
- Family:** Cyclone IV E
- Device:** EP4CE115F29C7
- Timing Models:** Final
- Total logic elements:** 62,078 / 114,480 (54 %)
- Total combinational functions:** 40,527 / 114,480 (35 %)
- Dedicated logic registers:** 33,918 / 114,480 (30 %)
- Total registers:** 33918
- Total pins:** 518 / 529 (98 %)
- Total virtual pins:** 0
- Total memory bits:** 0 / 3,981,312 (0 %)
- Embedded Multiplier 9-bit elements:** 8 / 532 (2 %)
- Total PLLs:** 1 / 4 (25 %)

The Messages window at the bottom shows the following messages:

- 332102 Design is not fully constrained for setup requirements
- 332102 Design is not fully constrained for hold requirements
- Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
- 293000 Quartus II Full Compilation was successful. 0 errors, 587 warnings

B. Timing Analyzer



The screenshot shows the Quartus II 64-Bit IDE with the Timing Closure Recommendations window open. The window displays the following information:

- Summary [hide details]:** This design contains failing setup paths with a worst-case slack of -10.314 ns. Run [Report Timing Closure Recommendations](#) for recommendations on how to close setup timing. For recommendations for any particular path, click the appropriate link in the table below.
- Top Failing Paths [hide details]:**
- | Slack | From | To | Recommendations |
|------------|----------------------------|-----------------------------|---|
| 1: -10.314 | Top:top100kum_counter_j[2] | Top:top100kum_counter_j[16] | Report recommendations for this path. |
| 2: -10.314 | Top:top100kum_counter_j[2] | Top:top100kum_counter_j[16] | Report recommendations for this path. |
| 3: -10.262 | Top:top100kum_counter_j[2] | Top:top100kum_counter_j[16] | Report recommendations for this path. |
| 4: -10.262 | Top:top100kum_counter_j[2] | Top:top100kum_counter_j[16] | Report recommendations for this path. |
| 5: -10.247 | Top:top100kum_counter_j[2] | Top:top100kum_counter_j[16] | Report recommendations for this path. |

The Messages window at the bottom shows the following messages:

- 332102 Design is not fully constrained for setup requirements
- 332102 Design is not fully constrained for hold requirements
- Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
- 293000 Quartus II Full Compilation was successful. 0 errors, 587 warnings

Quartus II 64-Bit - C:/Users/USER/Desktop/final12241/finalversion1 - DE2_115

File Edit View Project Assignments Processing Tools Window Help

Search altera.com

DE2_115

new_VGA.v

Table of Contents

- I/O Rules Section
- Device Options
- Operating Settings and Conditions
- Estimated Delay Added for Hold Times
- Messages
 - Suppressed Messages
 - Flow Messages
 - Flow Suppressed Messages
- Assembler
- TimeQuest Timing Analyzer
 - Summary
 - Parallel Compilation
 - SDC File List
 - Clocks
 - Slow 1200mV 85C Model
 - Fmax Summary
 - Timing Closure Recommendation
 - Setup Summary
 - Hold Summary
 - Recovery Summary
 - Removal Summary
 - Minimum Pulse Width Summary
 - Worst-Case Timing Paths
 - DataSheet Download

Slow 1200mV 85C Model Setup Summary

	Clock	Slack	End Point TNS
1	CLOCK_50	-10.314	-2879.213
2	pll0 altpll_0 sd1 pll7 clk[1]	-6.263	-2049.915
3	pll0 altpll_0 sd1 pll7 clk[0]	1.637	0.000
4	pll0 altpll_0 sd1 pll7 clk[2]	2.979	0.000

Messages

System / Processing (295) /

100% 00:36:45

下午 03:17 2022/12/28

Quartus II 64-Bit - C:/Users/USER/Desktop/final12241/finalversion1 - DE2_115

File Edit View Project Assignments Processing Tools Window Help

Search altera.com

DE2_115

new_VGA.v

Table of Contents

- I/O Rules Section
- Device Options
- Operating Settings and Conditions
- Estimated Delay Added for Hold Times
- Messages
 - Suppressed Messages
 - Flow Messages
 - Flow Suppressed Messages
- Assembler
- TimeQuest Timing Analyzer
 - Summary
 - Parallel Compilation
 - SDC File List
 - Clocks
 - Slow 1200mV 85C Model
 - Fmax Summary
 - Timing Closure Recommendation
 - Setup Summary
 - Hold Summary
 - Recovery Summary
 - Removal Summary
 - Minimum Pulse Width Summary
 - Worst-Case Timing Paths
 - DataSheet Download

Slow 1200mV 85C Model Hold Summary

	Clock	Slack	End Point TNS
1	CLOCK_50	-2.255	-13.902
2	pll0 altpll_0 sd1 pll7 clk[2]	0.280	0.000
3	pll0 altpll_0 sd1 pll7 clk[1]	0.449	0.000
4	pll0 altpll_0 sd1 pll7 clk[0]	0.643	0.000

Messages

System / Processing (295) /

100% 00:36:45

下午 03:17 2022/12/28

Quartus II 64-Bit - C:/Users/USER/Desktop/final12241/finalversion1 - DE2_115

File Edit View Project Assignments Processing Tools Window Help

Search altera.com

Project Navigator

Table of Contents

- Clocks
- Slow 1200mV 85C Model
- Finax Summary
- Timing Closure Recommendation
- Setup Summary
- Hold Summary
- Recovery Summary
- Removal Summary
- Minimum Pulse Width Summary
- Worst-Case Timing Paths
- Setup: 'CLOCK_50'
- Setup: 'pll0|altpll_0|sd1|pll7'
- Setup: 'pll0|altpll_0|sd1|pll7'
- Hold: 'CLOCK_50'
- Hold: 'pll0|altpll_0|sd1|pll7'
- Hold: 'pll0|altpll_0|sd1|pll7'
- Hold: 'pll0|altpll_0|sd1|pll7'
- Minimum Pulse Width: 'CLOCK_50'
- Minimum Pulse Width: 'CLOCK_50'
- Minimum Pulse Width: 'pll0'
- Minimum Pulse Width: 'AUC'
- Minimum Delay Width: 'pll0'

Slow 1200mV 85C Model Setup: 'CLOCK_50'

Slack	From Node	To Node	Launch Cl
1 -10.314	Top:top0 column_counter_r[3]	Top:top0 ring_buffer:RINGBUFFERS...ring_buffer0 buffer_output_r[16]	CLOCK_50
2 -10.196	Top:top0 column_counter_r[3]	Top:top0 ring_buffer:RINGBUFFERS...ring_buffer0 buffer_output_r[16]	CLOCK_50
3 -10.075	Top:top0 column_counter_r[3]	Top:top0 ring_buffer:RINGBUFFERS...ring_buffer0 buffer_output_r[4]	CLOCK_50
4 -10.056	Top:top0 column_counter_r[3]	Top:top0 ring_buffer:RINGBUFFERS...ring_buffer0 buffer_output_r[16]	CLOCK_50
5 -9.863	Top:top0 column_counter_r[1]	Top:top0 ring_buffer:RINGBUFFERS...ring_buffer0 buffer_output_r[16]	CLOCK_50
6 -9.858	Top:top0 column_counter_r[3]	Top:top0 ring_buffer:RINGBUFFERS...ring_buffer0 buffer_output_r[16]	CLOCK_50
7 -9.833	Top:top0 column_counter_r[3]	Top:top0 ring_buffer:RINGBUFFERS...ring_buffer0 buffer_output_r[16]	CLOCK_50
8 -9.799	Top:top0 column_counter_r[3]	Top:top0 ring_buffer:RINGBUFFERS...ring_buffer0 buffer_output_r[3]	CLOCK_50
9 -9.758	Top:top0 column_counter_r[2]	Top:top0 ring_buffer:RINGBUFFERS...ring_buffer0 buffer_output_r[16]	CLOCK_50
10 -9.747	Top:top0 column_counter_r[3]	Top:top0 ring_buffer:RINGBUFFERS...ring_buffer0 buffer_output_r[16]	CLOCK_50
11 -9.745	Top:top0 column_counter_r[1]	Top:top0 ring_buffer:RINGBUFFERS...ring_buffer0 buffer_output_r[16]	CLOCK_50
12 -9.685	Top:top0 column_counter_r[3]	Top:top0 ring_buffer:RINGBUFFERS...ring_buffer0 buffer_output_r[0]	CLOCK_50
13 -9.640	Top:top0 column_counter_r[2]	Top:top0 ring_buffer:RINGBUFFERS...ring_buffer0 buffer_output_r[16]	CLOCK_50
14 -9.624	Top:top0 column_counter_r[5]	Top:top0 ring_buffer:RINGBUFFERS...ring_buffer0 buffer_output_r[16]	CLOCK_50
15 -9.624	Top:top0 column_counter_r[1]	Top:top0 ring_buffer:RINGBUFFERS...ring_buffer0 buffer_output_r[4]	CLOCK_50
16 -9.605	Top:top0 column_counter_r[1]	Top:top0 ring_buffer:RINGBUFFERS...ring_buffer0 buffer_output_r[16]	CLOCK_50
17 -9.598	Top:top0 column_counter_r[6]	Top:top0 ring_buffer:RINGBUFFERS...ring_buffer0 buffer_output_r[16]	CLOCK_50
18 -9.563	Top:top0 column_counter_r[3]	Top:top0 ring_buffer:RINGBUFFERS...ring_buffer0 buffer_output_r[1]	CLOCK_50
19 -9.561	Top:top0 column_counter_r[3]	Top:top0 ring_buffer:RINGBUFFERS...ring_buffer0 buffer_output_r[0]	CLOCK_50
20 -9.531	Top:top0 column_counter_r[3]	Top:top0 ring_buffer:RINGBUFFERS...ring_buffer0 buffer_output_r[3]	CLOCK_50
21 -9.519	Top:top0 column_counter_r[2]	Top:top0 ring_buffer:RINGBUFFERS...ring_buffer0 buffer_output_r[4]	CLOCK_50
22 -9.506	Top:top0 column_counter_r[3]	Top:top0 ring_buffer:RINGBUFFERS...ring_buffer0 buffer_output_r[2]	CLOCK_50

Messages

System / Processing (295) /

100% 00:36:45

下午 03:17 2022/12/28

Quartus II 64-Bit - C:/Users/USER/Desktop/final12241/finalversion1 - DE2_115

File Edit View Project Assignments Processing Tools Window Help

Search altera.com

Project Navigator

Table of Contents

- Clocks
- Slow 1200mV 85C Model
- Finax Summary
- Timing Closure Recommendation
- Setup Summary
- Hold Summary
- Recovery Summary
- Removal Summary
- Minimum Pulse Width Summary
- Worst-Case Timing Paths
- Setup: 'CLOCK_50'
- Setup: 'pll0|altpll_0|sd1|pll7'
- Setup: 'pll0|altpll_0|sd1|pll7'
- Hold: 'CLOCK_50'
- Hold: 'pll0|altpll_0|sd1|pll7'
- Hold: 'pll0|altpll_0|sd1|pll7'
- Minimum Pulse Width: 'CLOCK_50'
- Minimum Pulse Width: 'CLOCK_50'
- Minimum Pulse Width: 'pll0'
- Minimum Pulse Width: 'AUC'
- Minimum Delay Width: 'pll0'

Slow 1200mV 85C Model Setup: 'pll0|altpll_0|sd1|pll7|clk[1]'

Slack	From Node	To Node	Launch Cl
1 -6.263	Top:top0 ring_buffer:RINGBUFFERS...fifer0 Recorder:recorder0 state_r	Top:top0 ring_buffer:RINGBUFFERS...er0 Recorder:recorder0 state_r	CLOCK_50
2 -6.263	Top:top0 ring_buffer:RINGBUFFERS...fifer0 Recorder:recorder0 state_r	Top:top0 ring_buffer:RINGBUFFERS...er0 Recorder:recorder0 state_r	CLOCK_50
3 -6.245	Top:top0 ring_buffer:RINGBUFFERS...fifer0 Recorder:recorder0 state_r	Top:top0 ring_buffer:RINGBUFFERS...er0 Recorder:recorder0 state_r	CLOCK_50
4 -6.245	Top:top0 ring_buffer:RINGBUFFERS...fifer0 Recorder:recorder0 state_r	Top:top0 ring_buffer:RINGBUFFERS...er0 Recorder:recorder0 state_r	CLOCK_50
5 -6.241	Top:top0 ring_buffer:RINGBUFFERS...fifer0 Recorder:recorder0 state_r	Top:top0 ring_buffer:RINGBUFFERS...er0 Recorder:recorder0 state_r	CLOCK_50
6 -6.187	Top:top0 ring_buffer:RINGBUFFERS...fifer0 Recorder:recorder0 state_r	Top:top0 ring_buffer:RINGBUFFERS...er0 Recorder:recorder0 state_r	CLOCK_50
7 -6.187	Top:top0 ring_buffer:RINGBUFFERS...fifer0 Recorder:recorder0 state_r	Top:top0 ring_buffer:RINGBUFFERS...er0 Recorder:recorder0 state_r	CLOCK_50
8 -6.187	Top:top0 ring_buffer:RINGBUFFERS...fifer0 Recorder:recorder0 state_r	Top:top0 ring_buffer:RINGBUFFERS...er0 Recorder:recorder0 state_r	CLOCK_50
9 -6.185	Top:top0 ring_buffer:RINGBUFFERS...fifer0 Recorder:recorder0 state_r	Top:top0 ring_buffer:RINGBUFFERS...er0 Recorder:recorder0 state_r	CLOCK_50
10 -6.174	Top:top0 ring_buffer:RINGBUFFERS...fifer0 Recorder:recorder0 state_r	Top:top0 ring_buffer:RINGBUFFERS...er0 Recorder:recorder0 state_r	CLOCK_50
11 -6.104	Top:top0 ring_buffer:RINGBUFFERS...fifer0 Recorder:recorder0 state_r	Top:top0 ring_buffer:RINGBUFFERS...er0 Recorder:recorder0 state_r	CLOCK_50
12 -6.103	Top:top0 ring_buffer:RINGBUFFERS...fifer0 Recorder:recorder0 state_r	Top:top0 ring_buffer:RINGBUFFERS...er0 Recorder:recorder0 state_r	CLOCK_50
13 -6.097	Top:top0 ring_buffer:RINGBUFFERS...fifer0 Recorder:recorder0 state_r	Top:top0 ring_buffer:RINGBUFFERS...er0 Recorder:recorder0 state_r	CLOCK_50
14 -6.095	Top:top0 ring_buffer:RINGBUFFERS...fifer0 Recorder:recorder0 state_r	Top:top0 ring_buffer:RINGBUFFERS...er0 Recorder:recorder0 state_r	CLOCK_50
15 -6.086	Top:top0 ring_buffer:RINGBUFFERS...fifer0 Recorder:recorder0 state_r	Top:top0 ring_buffer:RINGBUFFERS...er0 Recorder:recorder0 state_r	CLOCK_50
16 -6.072	Top:top0 ring_buffer:RINGBUFFERS...fifer0 Recorder:recorder0 state_r	Top:top0 ring_buffer:RINGBUFFERS...er0 Recorder:recorder0 state_r	CLOCK_50
17 -6.068	Top:top0 ring_buffer:RINGBUFFERS...fifer0 Recorder:recorder0 state_r	Top:top0 ring_buffer:RINGBUFFERS...er0 Recorder:recorder0 state_r	CLOCK_50
18 -6.031	Top:top0 ring_buffer:RINGBUFFERS...fifer0 Recorder:recorder0 state_r	Top:top0 ring_buffer:RINGBUFFERS...er0 Recorder:recorder0 state_r	CLOCK_50
19 -5.999	Top:top0 ring_buffer:RINGBUFFERS...fifer0 Recorder:recorder0 state_r	Top:top0 ring_buffer:RINGBUFFERS...er0 Recorder:recorder0 state_r	CLOCK_50
20 -5.991	Top:top0 ring_buffer:RINGBUFFERS...fifer0 Recorder:recorder0 state_r	Top:top0 ring_buffer:RINGBUFFERS...er0 Recorder:recorder0 state_r	CLOCK_50
21 -5.991	Top:top0 ring_buffer:RINGBUFFERS...fifer0 Recorder:recorder0 state_r	Top:top0 ring_buffer:RINGBUFFERS...er0 Recorder:recorder0 state_r	CLOCK_50
22 -5.990	Top:top0 ring_buffer:RINGBUFFERS...fifer0 Recorder:recorder0 state_r	Top:top0 ring_buffer:RINGBUFFERS...er0 Recorder:recorder0 state_r	CLOCK_50

Messages

System / Processing (295) /

100% 00:36:45

下午 03:17 2022/12/28

Quartus II 64-Bit - C:/Users/USER/Desktop/final12241/finalversion1 - DE2_115

File Edit View Project Assignments Processing Tools Window Help

DE2_115 new_VGA.v

Project Navigator

Table of Contents

- Slow 1200mV 85C Model
- Timing Closure Recommendation
- Setup Summary
- Hold Summary
- Recovery Summary
- Removal Summary
- Minimum Pulse Width Summary
- Worst-Case Timing Paths
- Setup: 'CLOCK_50'
- Hold: 'CLOCK_50'
- Hold: 'p10[alt]pll_0[sd1]pll7'
- Hold: 'p10[alt]pll_0[sd1]pll7'
- Hold: 'p10[alt]pll_0[sd1]pll7'
- Minimum Pulse Width: 'CLOCK_50'
- Minimum Pulse Width: 'CLOCK_50'
- Minimum Pulse Width: 'p10[alt]pll_0[sd1]pll7'
- Minimum Pulse Width: 'AUC'
- Minimum Pulse Width: 'p10[alt]pll_0[sd1]pll7'

Slack

Slack	From Node	To Node
1 -2.255	Top:top0[ring_buffer:RINGBUFFERS[5].ring_buffer0]buffer_r[84][16]	Top:top0[ring_buffer:RINGBUFFERS...ring_buff
2 -2.251	Top:top0[ring_buffer:RINGBUFFERS[14].ring_buffer0]buffer_r[84][16]	Top:top0[ring_buffer:RINGBUFFERS...ring_buff
3 -1.877	Top:top0[ring_buffer:RINGBUFFERS[0].ring_buffer0]buffer_r[84][21]	Top:top0[ring_buffer:RINGBUFFERS...ring_buff
4 -1.794	Top:top0[ring_buffer:RINGBUFFERS[2].ring_buffer0]buffer_r[81][6]	Top:top0[ring_buffer:RINGBUFFERS...ring_buff
5 -1.202	Top:top0[ring_buffer:RINGBUFFERS[1].ring_buffer0]buffer_r[84][0]	Top:top0[ring_buffer:RINGBUFFERS...ring_buff
6 -1.143	Top:top0[ring_buffer:RINGBUFFERS[2].ring_buffer0]buffer_r[84][0]	Top:top0[ring_buffer:RINGBUFFERS...ring_buff
7 -0.806	Top:top0[ring_buffer:RINGBUFFERS[0].ring_buffer0]buffer_r[84][3]	Top:top0[ring_buffer:RINGBUFFERS...ring_buff
8 -0.744	Top:top0[ring_buffer:RINGBUFFERS[7].ring_buffer0]buffer_r[76][1]	Top:top0[ring_buffer:RINGBUFFERS...ring_buff
9 -0.577	Top:top0[ring_buffer:RINGBUFFERS[15].ring_buffer0]buffer_r[71][23]	Top:top0[ring_buffer:RINGBUFFERS...ring_buff
10 -0.326	Top:top0[ring_buffer:RINGBUFFERS[12].ring_buffer0]buffer_r[83][6]	Top:top0[ring_buffer:RINGBUFFERS...ring_buff
11 -0.238	Top:top0[ring_buffer:RINGBUFFERS[12].ring_buffer0]buffer_r[83][6]	Top:top0[ring_buffer:RINGBUFFERS...ring_buff
12 -0.209	Top:top0[ring_buffer:RINGBUFFERS[0].ring_buffer0]buffer_r[63][6]	Top:top0[ring_buffer:RINGBUFFERS...ring_buff
13 -0.170	Top:top0[ring_buffer:RINGBUFFERS[1].ring_buffer0]buffer_r[4][4]	Top:top0[ring_buffer:RINGBUFFERS...ring_buff
14 -0.141	Top:top0[ring_buffer:RINGBUFFERS[7].ring_buffer0]buffer_r[76][21]	Top:top0[ring_buffer:RINGBUFFERS...ring_buff
15 -0.131	Top:top0[ring_buffer:RINGBUFFERS[5].ring_buffer0]buffer_r[43][18]	Top:top0[ring_buffer:RINGBUFFERS...ring_buff
16 -0.123	Top:top0[ring_buffer:RINGBUFFERS[2].ring_buffer0]buffer_r[63][18]	Top:top0[ring_buffer:RINGBUFFERS...ring_buff
17 -0.065	Top:top0[ring_buffer:RINGBUFFERS[0].ring_buffer0]buffer_r[63][17]	Top:top0[ring_buffer:RINGBUFFERS...ring_buff
18 -0.049	Top:top0[ring_buffer:RINGBUFFERS[7].ring_buffer0]buffer_r[76][7]	Top:top0[ring_buffer:RINGBUFFERS...ring_buff
19 -0.033	Top:top0[ring_buffer:RINGBUFFERS[2].ring_buffer0]buffer_r[51][0]	Top:top0[ring_buffer:RINGBUFFERS...ring_buff
20 -0.030	Top:top0[ring_buffer:RINGBUFFERS[1].ring_buffer0]buffer_r[45][12]	Top:top0[ring_buffer:RINGBUFFERS...ring_buff
21 -0.009	Top:top0[ring_buffer:RINGBUFFERS[5].ring_buffer0]buffer_r[84][0]	Top:top0[ring_buffer:RINGBUFFERS...ring_buff
22 -0.007	Top:top0[ring_buffer:RINGBUFFERS[12].ring_buffer0]buffer_r[80][6]	Top:top0[ring_buffer:RINGBUFFERS...ring_buff

Messages

System / Processing (295) /

100% 00:36:45

下午 03:17 2022/12/28

Quartus II 64-Bit - C:/Users/USER/Desktop/final12241/finalversion1 - DE2_115

File Edit View Project Assignments Processing Tools Window Help

DE2_115 new_VGA.v

Project Navigator

Table of Contents

- Fast 1200mV 0C Model Setup Summary
- Setup Summary
- Hold Summary
- Recovery Summary
- Removal Summary
- Minimum Pulse Width Summary
- Worst-Case Timing Paths
- Datasheet Report
- Metastability Summary
- Fast 1200mV 0C Model
- Setup Summary
- Hold Summary
- Recovery Summary
- Removal Summary
- Minimum Pulse Width Summary
- Worst-Case Timing Paths
- Datasheet Report
- Metastability Summary

Clock

Clock	Slack	End Point TNS
1 p10[alt]pll_0[sd1]pll7[clk1]	-2.282	-675.353
2 CLOCK_50	4.562	0.000
3 p10[alt]pll_0[sd1]pll7[clk2]	10.489	0.000
4 p10[alt]pll_0[sd1]pll7[clk0]	10.811	0.000

Messages

System / Processing (295) /

100% 00:36:45

下午 03:17 2022/12/28

Quartus II 64-Bit - C:/Users/USER/Desktop/final12241/finalversion1 - DE2_115

File Edit View Project Assignments Processing Tools Window Help

Search altera.com

DE2_115 new_VGA.v

Project Navigator

Table of Contents

- Setup: 'pll0|altpll_0|sd1|pll7'
- Hold: 'CLOCK_50'
- Hold: 'pll0|altpll_0|sd1|pll7'
- Hold: 'pll0|altpll_0|sd1|pll7'
- Hold: 'pll0|altpll_0|sd1|pll7'
- Minimum Pulse Width: 'CLO
- Minimum Pulse Width: 'CLO
- Minimum Pulse Width: 'pll0|
- Minimum Pulse Width: 'AUD
- Minimum Pulse Width: 'pll0|
- Minimum Pulse Width: 'pll0|
- Datasheet Report
- Metastability Summary
- Fast 1200mV OC Model
- Setup Summary
- Hold Summary
- Recovery Summary
- Removal Summary
- Minimum Pulse Width Summar
- Worst-Case Timing Paths
- Datasheet Report
- Metastability Summary
- Multimer Timing Analysis Sum

Fast 1200mV OC Model Hold Summary

	Clock	Slack	End Point TNS
1	CLOCK_50	-1.380	-20.102
2	pll0 altpll_0 sd1 pll7 clk[2]	0.096	0.000
3	pll0 altpll_0 sd1 pll7 clk[1]	0.193	0.000
4	pll0 altpll_0 sd1 pll7 clk[0]	0.293	0.000

IP Catalog

- Installed IP
- Project Directory
 - System
- Library
 - Basic Functions
 - Bitc
 - DSP
 - Interface Protocols
 - Memory Interfaces and Controllers
 - Processors and Peripherals
 - University Program
- Search for Partner IP

Messages

System Processing (295)

100% 00:36:45

下午 03:17 2022/12/28

Quartus II 64-Bit - C:/Users/USER/Desktop/final12241/finalversion1 - DE2_115

File Edit View Project Assignments Processing Tools Window Help

Search altera.com

DE2_115 new_VGA.v

Project Navigator

Table of Contents

- Datasheet Report
- Metastability Summary
- Fast 1200mV OC Model
- Setup Summary
- Hold Summary
- Recovery Summary
- Removal Summary
- Minimum Pulse Width Summar
- Worst-Case Timing Paths
- Setup: 'pll0|altpll_0|sd1|pll7'
- Setup: 'CLOCK_50'
- Setup: 'pll0|altpll_0|sd1|pll7'
- Setup: 'pll0|altpll_0|sd1|pll7'
- Hold: 'CLOCK_50'
- Hold: 'pll0|altpll_0|sd1|pll7'
- Hold: 'pll0|altpll_0|sd1|pll7'
- Minimum Pulse Width: 'CLO
- Minimum Pulse Width: 'CLO
- Minimum Pulse Width: 'pll0|
- Minimum Pulse Width: 'AUD
- Minimum Pulse Width: 'pll0|
- Minimum Pulse Width: 'pll0|

Fast 1200mV OC Model Setup: 'pll0|altpll_0|sd1|pll7|clk[1]'

	Slack	From Node	To Node
1	-2.282	Top:top0 ring_buffer:RINGBUFFERS...f0 Recorder:recorder0 state_r	Top:top0 ring_buffer:RINGBUFFERS...er0 Reco
2	-2.281	Top:top0 ring_buffer:RINGBUFFERS...f0 Recorder:recorder0 state_r	Top:top0 ring_buffer:RINGBUFFER...0 Recode
3	-2.265	Top:top0 ring_buffer:RINGBUFFERS...f0 Recorder:recorder0 state_r	Top:top0 ring_buffer:RINGBUFFERS...er0 Reco
4	-2.265	Top:top0 ring_buffer:RINGBUFFERS...f0 Recorder:recorder0 state_r	Top:top0 ring_buffer:RINGBUFFERS...er0 Reco
5	-2.257	Top:top0 ring_buffer:RINGBUFFERS...f0 Recorder:recorder0 state_r	Top:top0 ring_buffer:RINGBUFFER...0 Recode
6	-2.255	Top:top0 ring_buffer:RINGBUFFERS...f0 Recorder:recorder0 state_r	Top:top0 ring_buffer:RINGBUFFERS...er0 Reco
7	-2.222	Top:top0 ring_buffer:RINGBUFFERS...f0 Recorder:recorder0 state_r	Top:top0 ring_buffer:RINGBUFFER...0 Recode
8	-2.208	Top:top0 ring_buffer:RINGBUFFERS...f0 Recorder:recorder0 state_r	Top:top0 ring_buffer:RINGBUFFERS...er0 Reco
9	-2.208	Top:top0 ring_buffer:RINGBUFFERS...f0 Recorder:recorder0 state_r	Top:top0 ring_buffer:RINGBUFFERS...er0 Reco
10	-2.206	Top:top0 ring_buffer:RINGBUFFERS...f0 Recorder:recorder0 state_r	Top:top0 ring_buffer:RINGBUFFER...0 Recode
11	-2.205	Top:top0 ring_buffer:RINGBUFFERS...f0 Recorder:recorder0 state_r	Top:top0 ring_buffer:RINGBUFFER...0 Recode
12	-2.202	Top:top0 ring_buffer:RINGBUFFERS...f0 Recorder:recorder0 state_r	Top:top0 ring_buffer:RINGBUFFERS...er0 Reco
13	-2.182	Top:top0 ring_buffer:RINGBUFFERS...f0 Recorder:recorder0 state_r	Top:top0 ring_buffer:RINGBUFFERS...er0 Reco
14	-2.166	Top:top0 ring_buffer:RINGBUFFERS...f0 Recorder:recorder0 state_r	Top:top0 ring_buffer:RINGBUFFERS...er0 Reco
15	-2.165	Top:top0 ring_buffer:RINGBUFFERS...f0 Recorder:recorder0 state_r	Top:top0 ring_buffer:RINGBUFFER...0 Recode
16	-2.165	Top:top0 ring_buffer:RINGBUFFERS...f0 Recorder:recorder0 state_r	Top:top0 ring_buffer:RINGBUFFERS...er0 Reco
17	-2.161	Top:top0 ring_buffer:RINGBUFFERS...f0 Recorder:recorder0 state_r	Top:top0 ring_buffer:RINGBUFFERS...er0 Reco
18	-2.157	Top:top0 ring_buffer:RINGBUFFERS...f0 Recorder:recorder0 state_r	Top:top0 ring_buffer:RINGBUFFER...0 Recode
19	-2.153	Top:top0 ring_buffer:RINGBUFFERS...f0 Recorder:recorder0 state_r	Top:top0 ring_buffer:RINGBUFFERS...er0 Reco
20	-2.151	Top:top0 ring_buffer:RINGBUFFERS...f0 Recorder:recorder0 state_r	Top:top0 ring_buffer:RINGBUFFERS...er0 Reco
21	-2.138	Top:top0 ring_buffer:RINGBUFFERS...f0 Recorder:recorder0 state_r	Top:top0 ring_buffer:RINGBUFFERS...er0 Reco
22	-2.138	Top:top0 ring_buffer:RINGBUFFERS...f0 Recorder:recorder0 state_r	Top:top0 ring_buffer:RINGBUFFER...0 Recode

IP Catalog



- Installed IP
- Project Directory
 - System
- Library
 - Basic Functions
 - Bitc
 - DSP
 - Interface Protocols
 - Memory Interfaces and Controllers
 - Processors and Peripherals
 - University Program
- Search for Partner IP



Messages



System Processing (295)

100% 00:36:45

下午 03:17 2022/12/28







The screenshot displays the Quartus II 64-Bit IDE interface. The main window shows the 'Compilation Report - DE2_115' for the 'new_VGA.v' project. The 'Table of Contents' on the left lists various reports, with 'Multicorner Timing Analysis Summary' selected. The 'Messages' window at the bottom shows the compilation status: 'Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings'.

Multicorner Timing Analysis Summary

	Clock	Setup	Hold	Recovery	Removal	Minimum Pulse Width
1	Worst-case Slack	-10.314	-2.255	N/A	N/A	9.263
2	AUD_BCLK	N/A	N/A	N/A	N/A	78.790
3	CLOCK2_50	N/A	N/A	N/A	N/A	16.000
4	CLOCK3_50	N/A	N/A	N/A	N/A	16.000
5	CLOCK_50	-10.314	-2.255	N/A	N/A	9.263
6	pll0 altpll_0 sd1 pll7 clk[0]	1.637	0.293	N/A	N/A	19.690
7	pll0 altpll_0 sd1 pll7 clk[1]	-6.263	0.193	N/A	N/A	155.933
8	pll0 altpll_0 sd1 pll7 clk[2]	2.979	0.096	N/A	N/A	9999.689
9	Design-wide TNS	-4929.128	-20.102	0.0	0.0	0.0
10	AUD_BCLK	N/A	N/A	N/A	N/A	0.000
11	CLOCK2_50	N/A	N/A	N/A	N/A	0.000
12	CLOCK3_50	N/A	N/A	N/A	N/A	0.000
13	CLOCK_50	-2879.213	-20.102	N/A	N/A	0.000
14	pll0 altpll_0 sd1 pll7 clk[0]	0.000	0.000	N/A	N/A	0.000
15	pll0 altpll_0 sd1 pll7 clk[1]	-2049.915	0.000	N/A	N/A	0.000
16	pll0 altpll_0 sd1 pll7 clk[2]	0.000	0.000	N/A	N/A	0.000

Messages

```

Vpn: TD Message
332102 Design is not fully constrained for setup requirements
332102 Design is not fully constrained for hold requirements
> Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
293000 Quartus II Full Compilation was successful. 0 errors, 587 warnings
  
```

The screenshot displays the Quartus II 64-Bit IDE interface. The main window shows the 'Compilation Report - DE2_115' for the 'new_VGA.sv' project. The 'Unconstrained Paths' table is highlighted, showing 6 items with 0 errors and 587 warnings. The Messages window at the bottom shows the compilation status: 'Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings' and 'Quartus II Full Compilation was successful. 0 errors, 587 warnings'.

	Property	Setup	Hold
1	Illegal Clocks	0	0
2	Unconstrained Clocks	0	0
3	Unconstrained Input Ports	34	34
4	Unconstrained Input Port Paths	34718	34718
5	Unconstrained Output Ports	108	108
6	Unconstrained Output Port Paths	791	791

Messages:

```

System \ Processing (295) /
332102 Design is not fully constrained for setup requirements
332102 Design is not fully constrained for hold requirements
> Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
293000 Quartus II Full Compilation was successful. 0 errors, 587 warnings
  
```

Some real time imaging videos:

<https://youtu.be/gSOAMRXZsIY>

<https://youtu.be/PNLFveaGfNs>

VII. DISCUSSION

Several issues encountered during final projects includes:

- We design a microphone bracket by laser cutting and wired the microphone signal to solderless breadboard. For each microphone, there are 6 I/O ports so it is hard for us to maintain the whole structure. Once a bug occurs, we have to test all wires in order to pick out the broken wire.
- We have 4 clock signals: 50M clock, 25M clock (for VGA), BCLK, LRCK so we have to be careful when we design our control signal. The low frequency may be influenced by high frequency controls and low frequency signal may not be triggered by a high frequency pulse control. It takes us a lot of time to design an architecture with simple control signals.
- The beamforming algorithm works only when the sound frequency is high enough, since low frequency sound does not have efficient demonstration of result. We use 1.7kHz in this project so we make a lot of noise in the classroom when we test our design.
- It is hard to understand what a sequence of sound data means. In the end, we use logic analyzer to export a sequence of sound data to csv file, then use Excel to draw the pattern.
- The presentation of sound source on the screen has clear sidelobes. After searching on the internet, we know that it is a normal phenomenon of this algorithm and the sidelobes can be curbed by increasing the number of microphones. However, due to the budget constraint, we didn't do this in the end.

VIII. FINAL THOUGHTS

Some final thoughts of the DC Lab:

劉則曄

期末 project 真的與前面的 lab HW 非常不同，題目、演算法、架構、模組等都需要自己設計或組裝，做完的時候真的很有成就感也感覺自己進步了很多。

我覺得我在這次 project 中學到最多的是，如何切割一個硬體的大專案讓大家可以最有效率的分工，並讓 module 與 module 間的控制訊號越簡單越好。我們最初的設計就是因為控制訊號太過複雜，不僅很難 debug 也讓我們組員間的溝通變得很凌亂，大家實做的 module 架構也因為彼此的控制訊號而頻繁修改。在這次期末 project 中，我們總共設計了三個架構，最終版的架構相較於第一版可以說是簡單了不少，也讓我們在 debug 的時候輕鬆很多。一個好的架構設計，真的可以省去很多不必要的時間浪費。

張哲銘

這學期修完數位電路實驗真的收穫很多，除了扎實地走過整個硬體專案的開發流程，更能夠增加與組員合作開發的機會。這個期末專案一開始覺得蠻難做出來的，因為上述許多信號處理層面的內容是沒有辦法直觀看出相對應的成果，但幸好後續寫 code 都還算流暢，自己也第一次嘗試使用 Python 自動化生成出其他程式語言需要的 code。除此之外，版本控制也是這次學到一個很重要的內容，因為很常我們資訊更新不同步又沒有講清楚的情況下，可能一不小心就把有錯的檔案混到現在的專案當中了。但是以結果來說，我對於我們做出來的結果感到非常滿意，也很謝謝兩位組員這學期的凱瑞！

謝博揚

其實一開始選這個題目的時候，我對於會做出結果只有抱著 50% 的信心，首先是因為硬體的限制，適合我們的麥克風真的非常難買，我們甚至是直到了定案的前一天半夜，才偶然發現這個麥克風可以用，不然本來已經要放棄這個主題了，因此最後有做出這樣的結果真的還算滿意但也有一點意外。不

過在做 final project 的時候也是遇到許多困難，在模擬和 debug 的時候可以說是用盡了電機系兩年多來所學吧，除了 verilog 外，matlab、python、邏輯分析儀、Excel 都是我們的工具，整體來說雖然中間過程的熬夜很痛苦，整個大架構改了三次，但也學到了很多知識，以及 debug 的耐心 😊，數電實驗的確讓我有很多收穫並且留下一個難忘的回憶。

REFERENCE

- [1] B. Zimmermann and C. Studer, "FPGA-based real-time acoustic camera prototype," Proceedings of 2010 IEEE International Symposium on Circuits and Systems, 2010, pp. 1419-1419, doi: 10.1109/ISCAS.2010.5537301.
- [2] B. da Silva, L. Segers, Y. Rasschaert, Q. Quevy, A. Braeken and A. Touhafi, "A Multimode SoC FPGA-Based Acoustic Camera for Wireless Sensor Networks," 2018 13th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC), 2018, pp. 1-8, doi: 10.1109/ReCoSoC.2018.8449381.